						-	
			 T		T	 •	
USN							06EC45

Fourth Semester B.E. Degree Examination, June/July 2011 **Fundamentals of HDL**

Time: 3 hrs. Max. Marks:100

		Note: Answer any FIVE full questions selecting atleast TWO questions from each part.	estions
		PART - A	
1	b.	Mention different types of description in HDL. Explain structural and mix description with example. Explain Verilog data types. Discuss the major differences between VHDL and Verilog.	(10 Marks) (05 Marks) (05 Marks)
2		Write a VHDL and Verilog code for a 2 × 1 multiplexer in data flow descrisignal assignment statement. Write a VHDL code in data flow description for a 2 – bit magnitude comparate help of truth table and simplified Boolean expressions.	(08 Marks)
3	c.	triggered JK flipflop using CASE statement in VHDL and Verilog code. Explain For – loop and while – loop statements in VHDL and Verilog. Write a Verilog code for calculating the factorial of positive integers using while	(10 Marks) (06 Marks)
4	b.	What is binding? Discuss binding between a library and component in VHDL. Write the structural description of a D – Latch using VHDL and Verilog code. Briefly explain Generate, Generic and Parameter statements with an example.	(06 Marks) (08 Marks) (06 Marks)
5	ъ.	PART - B Explain the use of procedure in VHDL and task in Verilog with description of ripple carry adder. Write a VHDL function to find the larger of two signed numbers. Write a note on Verilog file processing.	an N – bit (10 Marks) (06 Marks) (04 Marks)
6	a. b. c.	Explain with syntax VHDL package and package body. Write a VHDL code for addition of two 5 × 5 matrices using a package. With a block diagram and function table of SRAM, write a Verilog code for 16 ×	(04 Marks) (08 Marks) 8 SRAM. (08 Marks)
7	b.	Write a mixed Language description of a full adder invoking a VHDL entity from module. Write a mixed language description of an AND gate invoking Verilog module from module. What are the limitations of mixed language description?	(10 Marks)
8	a. b.	Define synthesis. With flow chart, explain the steps involved in synthesis process. Write VHDL code for signal assignment statement $Y = 2 * X + 3$. Show the sologic symbol and gate level diagram. Write structural code in Verilog using diagram.	vnthesized
